

FIG. 1B




FIG. 1C




FIG. 1C

FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 10




FIG. 11




FIG. 12A




FIG. 12B





FIG. 13



[illegible]

FIG. 16





FIG. 17



The diagram shows a 1T1R1C1 array structure. At the top, a block labeled "VARIABLE RESISTANCE VALUE" contains a grid of resistors and access transistors. The grid is connected to word lines W1, W2, W3, and W4, and bit lines SD1 and SD2. The resistors are connected to RefA0 and RefB0. The access transistors are connected to 0V SUPPLY. Below the grid, the circuit includes CDBK2, CDBK1P, and RefCD. The access bit line driver K2 is shown as a block with inputs 1/2 Vdd and Vdd, and output Vdd. The source driver (PRECHARGE BIT LINE DRIVER) K1P is shown as a block with input VPP and output VPP. The diagram also includes labels for C0, C1, and C2.

FIG. 19




FIG. 20




FIG. 21A




FIG. 21B




FIG. 21C




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29
PRIOR ART




FIG. 30
PRIOR ART




FIG. 31
PRIOR ART




FIG. 32
PRIOR ART

PULSE FREQUENCY: 10Hz
PULSE WIDTH: 109ns

PCMO/Pt/LAO





FIG. 33
PRIOR ART






FIG. 35




FIG. 36A




FIG. 36B




FIG. 36C

